ref: a39ae178fcc4387fe63efea4d15b34d52f4a13de
dir: /emu/AIX/segflush-power.c/
#include <sys/types.h>
#include "dat.h"
/*
* from geoff collyer's port
* invalidate instruction cache and write back data cache from a to a+n-1,
* at least.
*/
int
segflush(void *a, ulong n)
{
ulong *p;
// cache blocks are often eight words (32 bytes) long, sometimes 16 bytes.
// need to determine it dynamically?
for (p = (ulong *)((ulong)a & ~7UL); (char *)p < (char *)a + n; p++)
__asm__("dcbst 0,r0\n\t" // not dcbf, which writes back, then invalidates
"icbi 0,r0\n\t"
: // no output
: "ar" (p)
);
__asm__("sync\n\t"
: // no output
:
);
__asm__("isync\n\t"
: // no output
:
);
return 0;
}